3D Backend
This is the root file for the semester project 3D Implementation with Terapool
Background Knowledge
[[ Snitch ]]
[[ SPM ]]
Papers
Paper Mempool
[[ Paper Mempool 3D ]]
[[ Paper Macro-3D Flow ]]
[[ Paper Soft Tiles ]]
[[ Paper TeraPool-Hier 3D ]]
[[ Paper Terapool-5G-PUSCH ]]
TODO List
- 2D implementation flow from VLSI2
- A page for FPU –> May need to implement in our design
- A page for SPM –> What is the difference between the L1 data cache
- Understand Snitch core
Notes mentioning this note
There are no notes linking to this note.